


CS315-01 Processor Decoding

Lab 05 - RegFile, ALU




8 bit addr means the
ROM can hold $2^8 = 256$
instruction words

Memory


$$\text{word_addr} = \text{byte_addr} / 4$$

$$\text{word_addr} = \text{byte_addr} \gg 2$$




byte
addr

word
addr





byte addr to word addr


①




②





③






Instruction Memory





IW instruction word




Decoding

Reg Decoder

Imm Decoder

Inst Decoder


Reg Decoder




add to f1, f2
↑ ↑
rs1 rs2

6 7
↖ ↖
RKO RR1


Imm Decoder



S type



Goal 64 bit sign extended Value



How to implement sign extender with a splitter

