


CS315-01 Processor Decoding

Lab05 - RegFile, ALU





8 bit addr means the ROM can hold $2^8 = 256$ instruction words

Memory


$$\text{word_addr} = \text{byte_addr} / 4$$

$$\text{word_addr} = \text{byte_addr} \gg 2 \rightarrow$$





byte addr to word addr


①




②





③






Instruction Memory





IW instruction word





Decoding

Reg Decoder


Imm Decoder

Inst Decoder

Reg Decoder




Imm Decoder




S type

Splitter
in $\boxed{32}$
out $\boxed{7-11, 25-31}$



Goal 64 bit sign extended value



How to implement sign extender with a splitter

